 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| DM74S174 * DM74S175 Hex/Quad D Flip-Flop with Clear August 1986 Revised April 2000 DM74S174 * DM74S175 Hex/Quad D Flip-Flop with Clear General Description These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the quad (DM74S175) versions feature complementary outputs from each flip-flop. Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect at the output. Features s DM74S174 contain six flip-flops with single-rail outputs. s DM74S175 contain four flip-flops with double-rail outputs. s Buffered clock and direct clear inputs s Individual data input to each flip-flop s Applications include: Buffer/storage registers Shift registers Pattern generators s Typical clock frequency 110 MHz s Typical power dissipation per flip-flop 75mW Ordering Code: Order Number DM74S174N DM74S175N Package Number N16E N16E Package Description 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Connection Diagrams DM74S174 DM74S175 (c) 2000 Fairchild Semiconductor Corporation DS006472 www.fairchildsemi.com DM74S174 * DM74S175 Function Table (Each Flip-Flop) Inputs Clear L H H H Clock X L D X H L X Q L H L Q0 Outputs Q (Note 1) H L H Q0 H = HIGH Level (steady state) L = LOW Level (steady state) X = Don't Care = Transition from LOW-to-HIGH level Q0 = The level of Q before the indicated steady-state input conditions were established. Note 1: DM74S175 only. Logic Diagrams DM74S174 DM74S175 www.fairchildsemi.com 2 DM74S174 * DM74S175 Absolute Maximum Ratings(Note 2) Supply Voltage Input Voltage Operating Free Air Temperature Range Storage Temperature Range 7V 5.5V 0C to +70C -65C to +150C Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. Recommended Operating Conditions Symbol VCC VIH VIL IOH IOL fCLK fCLK tW Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Current LOW Level Output Current Clock Frequency (Note 3) Clock Frequency (Note 4) Pulse Width (Note 3) Pulse Width (Note 4) tSU tH tREL TA Data Setup Time (Note 3) Data Setup Time (Note 4) Data Hold Time (Note 3) Data Hold Time (Note 4) Clear Release Time (Note 3) Clear Release Time (Note 4) Free Air Operating Temperature Note 3: CL = 15 pF, RL = 280, TA = 25C and VCC = 5V. Note 4: CL = 50 pF, RL = 280, TA = 25C and VCC = 5V. Parameter Min 4.75 2 Nom 5 Max 5.25 0.8 -1 20 Units V V V mA mA MHz MHz 0 0 Clock Clear Clock Clear 7 10 9 12 5 7 3 5 5 7 0 110 90 75 65 ns ns ns ns 70 C 3 www.fairchildsemi.com DM74S174 * DM74S175 Electrical Characteristics over recommended operating free air temperature (unless otherwise noted) Symbol VI VOH VOL II IIH IIL IOS ICC ICC Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage Input Current @ Max Input Voltage HIGH Level Input Current LOW Level Input Current Short Circuit Output Current Supply Current (DM74S174) Supply Current (DM74S175) Conditions VCC = Min, II = -18 mA VCC = Min, IOH = Max VIL = Max, VIH = Min VCC = Min, IOL = Max VIH = Min, VIL = Max VCC = Max, VI = 5.5V VCC = Max, VI = 2.7V VCC = Max, VI = 0.5V VCC = Max (Note 6) VCC = Max (Note 7) VCC = Max (Note 7) -40 90 60 2.7 3.4 0.5 1 50 -2 -100 144 96 Min Typ (Note 5) Max -1.2 Units V V V mA A mA mA mA mA Note 5: All typicals are at VCC = 5V, TA = 25C. Note 6: Not more than one output should be shorted at a time, and the duration should not exceed one second. Note 7: With all outputs OPEN and 4.5V applied to all DATA and CLEAR inputs, ICC is measured after a momentary ground, then 4.5V applied to the CLOCK input. Switching Characteristics at VCC = 5V and TA = 25C RL = 280 Symbol fMAX tPLH tPHL tPLH tPHL Parameter Maximum Clock Frequency Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output (DM74S175 Only) Propagation Delay Time HIGH-to-LOW Level Output Clock to Output Clock to Output From (Input) To (Output) CL = 15 pF Min 75 12 17 Max CL = 50 pF Min 65 15 21 Max MHz ns ns Units Clear to Q Clear to Q 15 22 18 23 ns ns www.fairchildsemi.com 4 DM74S174 * DM74S175 Hex/Quad D Flip-Flop with Clear Physical Dimensions inches (millimeters) unless otherwise noted 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 5 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com www.fairchildsemi.com |
Price & Availability of DM74S174
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |